
MAX3992
Applications Information
Exposed Pad (EP) Package
The exposed pad, 24-pin QFN incorporates features
that provide a very low thermal-resistance path for heat
removal from the IC. The pad is electrical ground on the
MAX3992 and must be soldered to the circuit board for
proper thermal and electrical performance.
Layout Considerations
For best performance, use good high-frequency layout
techniques. Filter voltage supplies, keep ground con-
nections short, and use multiple vias where possible.
Use controlled-impedance transmission lines to inter-
face with the MAX3992 high-speed inputs and outputs.
Power-supply decoupling should be placed as close to
VCC as possible. To reduce feedthrough, take care to
isolate the input signals from the output signals.
10Gbps Clock and Data Recovery
with Equalizer
10
______________________________________________________________________________________
Table 3. Functional Control
FCTL1
FCTL2
DESCRIPTION
00
Normal operation, serial clock output
disabled.
1
0
Standby power-down mode.
01
Normal operation, serial clock output
disabled.
11
Serial clock output enabled for jitter
testing.
Figure 5. CML Input Model
SDI+
SDI-
VCC
50
Figure 6. CML Output Model
VCC
GND
SDO+
SDO-
50
Figure 7. Polarity (POL) Function
(SDI+) - (SDI-)
(SDO+) - (SDO-)
POL = VCC
(SDO+) - (SDO-)
POL = GND